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information representing the digits of a number into bits 
3,194,951 of information representing the digits of another number 
LOGARITHMIC CONVERTER which is an approximation of the logaritt~m of the first 
David H. Schaefer, Oxon Hill, Md., assignor to  the United number. States of America as represented by the AdministFator A still further object of the invention is to provide an 
of the National Aeronautics and Space AdministraGon 
Filed May 24, 1962, Ser. No. 197,553 improved binary to binary logarithmic converter, 
8 Claims. (CI. 235-154) According to the present invention, the foregoing and. 
(Granted under Title 35, U.S. Code (1952), see. 266) other objects are attained by providing a binary to binary 
converter for converting an input number into an out- 
The invention described herein may be manufactured 10 put number which is approximately equal to the logarithm 
and used by or for the Government of the United States of the input number. A nineteen to eight binary converter 
of America for governmental purposes without the pay- has been chosen to demonstrate the invention, even 
ment of any royalties thereon or therefor. though different ratios of input to output can be used 
The invention relates generally to an improved con- without departing from the spirit of the invention 
verter, and more particularly to a converter for convert- 15 Basically, as in the prior art, the converter gives as its 
ing signals representative of a first number to signals output the significant digits of the input plus other dl& 
representative of a second number which is an approxima- that indicate where the binary point should be placed 
tion of the logarithm of the first number. However, the converter embodying this invention differs 
Probes which are launched into space transmit to from the prior art in that the second, third, fourth, an& 
earth data collected from numerous experiments. The 20 fifth most significant digits of the input binary number 
data is in the form of electric-signal pulses which repre- become the four least significant digits of the output; and 
sent binary bits of information (digits of binary numbers) : the binary digits of a number which is equal to the total 
and groups of which represent binary numbers. As number of digits of the input number minus four become 
probes are launched deeper into interplanetary space, the the four most significant digits of the output. The reasons 
number of bits of information which can be transmitted 25 that four less than the total number of digits of the inpnt 
per unit of time to earth decreases. Accordingly, it be- number is used is to make certain that the total number 
comes essential to transmit to earth only significant data of digits of the input number can be represented by a 
and to strain out unneeded data before it is transmitted. four digit binary number. Since the input number of 
One of the purposes of this invention is to strain out the converter described can have as many as nineteen 
unneeded data before it is transmitted by providing a 30 digits it is necessary that this number be decreased four 
device for converting groups of electric signal pulses, in order to represent it by a four digit binary number 
representing large binary numbers, into an equal number If the input number of the nineteen to eight converter 
of groups having fewer electric signal pulses, representing described is "a b  c d e f g h i," where "a" is "1," then the 
smaller related binary numbers. output number will be "N b  c d  e," where "N" equals the 
Prior art converters employed to compress binary 35 total number of digits minus four. In the example, bT 
numbers into binary numbers having fewer digits use equals 5 which ;s the binary number 101. Therefore, 
what is known as the "floating point" method. One of the output is li 1 b  c d e .  Specific examples are: 
these converters gives as its output the significant digits - 
of the input plus other digits that indicate where the binary t 
point should be placed. This converter receives bits of 40 -- 
information which represent a number (four. for ex- (,) ---------.-__..----------------. 
ample) of the most significant digits of the input number, (Dl .---.--------.-.-.-.--..-.--.--- 
and uses these bits of information as the least significant {~{ZZI:::I::::::::::~::I:::::I:::I: 
digits of the output; and this converter also counts the ( e )  ----------.--..---.------------ 
Input 
II~IIIII~II~IIIIIII 
1000000000000000000 
iih~~~h:::~~: 
00000000000000100000 
output 
IIIIIIIE
11110000 
Pnloim 
01011000 
iO0010000 
bits of information which represen? the total number of 45 
digits in the input number, and uses this count as the In specific example ( 6 )  the total number of digits less 
most significant digits of the output. For example, if four is fifteen which can be represented by the four digit 
the input binary number is "a b  c d  e f g h i," where "a" binary number 11 11. The second, third, fourth, and fifth 
is a "1," then the output number will be "N a b  c d," most significant digits of the input number in example 
where N equals the total number of digits. In the ex- 50 ( 6 )  are 0000. Consequently, in example ( b )  the output 
ample, N equals 9,  which is the binary number 1001. becomes 11110000. In specific example ( d )  the total 
Therefore, the output is 1001 a b  c d. Specific examples number of digits less four is five which can be represented 
are : by the four digit binary number 0101. The sec~nd,  third, 
fourth, and fifth most significant digits of the input num- 
I_:_- 
55 ber ( d )  in the xample out ut ( d )  becomes ar  1000. 1 11000. Consequently, For input in numbers example
1111111111111111111 
IM)OOOOOO~M)OOO~OOO 
1011001110110010110 
nnonoon~noiionooonn 
oo000000oooo0o100oo 
with five digits or less, the converter will provide an out- 
100111111 
IOO~IIOOO put number simply equal to the input number. Specific 
1oo111011 examples (a), (c), and ( e )  have not been explained; 
010011100 
OOIO~IOOO 60 however, it is obvious how the outputs are derived from 
the inputs in these examples. 
The output of the converter by virtue of its coding in- 
These prior art converters work well. However, as dicates the value of the input to an accuracy of better 
probes are launched farther from earth, it becomes neces- and r t 3 %  throughout its entire range. At the same time, 
sary to further compress the data transmitted without 65 as can be seen from the above specific examples, the con- 
further loss of accuracy. verter embodying the invention gives more compression 
It is, therefore, an object of the invention to compress than converters using the "floating point" method. A 
binary bits of information representing data into a fewer fuller understanding of the invention may be had by 
number of binary bits of information representing the referring to the following description and claims, taken 
same data without an appreciable loss of accuracy. in conjunction with the accompanying drawings, in which: 
Another object of the invention is to convert bits of FIG. 1 is a plot on a semilog graph of output numbers 
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versus input numbers ot a preferred embodiment of a passes through gate 23 and is applied to register 14, the 
converter incorporating the features of this invention. digit ("0 or "1") .in each stage is shifted to the next 
FIG. 2 is a detailed plot of the portion of the graph higher stage with the digit in stage 18 being shifted out 
in the rectangle in FIG. 1, and; of register 14 and applied to switching flip-flop 24. When 
FIG. 3 is a block diagram of a preferred embodiment 5 the first "1" digit is shifted out of register 14, it is applied 
of a converter incorporating the features of this invention. to flip-flop 24 which causes the flip-flop to change state. 
Referring now to the drawings and more particularly The shifting pulse gate 23 and the counter gate 25 are 
to FIG. 1 there is shown a plot on a semilog graph of both "and" gates. Each of these gates will produce an 
output numbers versus input numbers for a nineteen to output pulse or voltage only when pulses or voltages are 
eight digit converter. The plot is the series of dots shown 10 simultaneously applied to its two inputs. 
on the semilog graph. From zero to thirty-two the out- The switching flip-flop 24 has two states. In its first 
put number is equal to the input number. For input state, its 0 output produces a "1" and its 1 output produces 
numbers between 32 and 63 there is a change in the out- a "0"; and in its second state, its 0 output produces a 
put number for every change of two of the input number; "0" and its 1 output produces a "1." Outputs O and 1 
that is, input numbers 32 and 33  produce the output num- 1 j produce a "1" when thcy produce a voltage output; and 
ber 32, input numbers 34 and 35 produce the output nun>- outputs 0 and 1 produce a " 0  when they do not produce 
ber 33, and so on. Between input numbers 64 and 127 a voltage output. When a pulse is applied to the input 
there is a change in the output number for every change of flip-flop 24, such as when a "1" digit is shifted out 
of four of the input number; that is, input numbers 64, of stage 18 of shift register 14, flip-flop 24 changes state. 
65, 66,  67 produce the output number 48, input numbers 20 The output of counter gate 25 is applied to a four 
68, 69, 7 0  and 7 1  produce the output number 49, and so stage counter 26 which will give a binary count of all 
on. This scheme continues so that every time the input pulses passed through gate 25. The least significant stage 
number doubles, the input number change necessary to of the counter 26 is stage 19, and the most significant 
produce a change of output number must also double. stage of the counter is 22, with stages 20 and 21 located 
For instance, for input numbers between 262144 or (218) 25 therebetween. Each stage generates a signal which rep- 
and 524287 or  (219-I), a change in the input number resents the digit stored in it. Binary counters which gen- 
of 16384 or (214) is required to produce a change of out- erate signals for each of its stages are well known. The 
put number. four signals generated by the four stages of counter 26 
The straight line on the semilog graph is a line joining are the four most significant bits of the eight bit parallel 
all plots for input numbers of 2" where n is any positive 30 output. 
integer equal to or greater than 5. It can be seen that the Binary shift registers, flip-flops, "and" gates, pulse train 
plot undergoes a cycloid-type action about the straight generators, and binary counters which can be used as 
line: the plot only touches the straight line at  points registers 11 and 14, flip-flop 24, "and" gates 23 and 25, 
where the input numbers are equal to 2". The plot, being pulse train generator 13, and counter 26 are well known 
almost a straight line, indicates that a n  output number 35 in the digital computing art and are not specifically 
of the converter is approximately proportional to the shown in this specification. 
logarithm of the corresponding input number. The operation of the converter will be described while 
The rectangle outlined in FIG. 1 encompasses that part referring to FIG. 3.  The input number is stored in 
of the plot and the straight line for input numbers be- register 11, flip-flop 24 is initially set to its first state, 
tween 2n and p t l ,  where n is equal to 9 .  The details of 40 and stages 15-22 of register 14 and counter 26 are all 
this portion of the plot and straight line are shown in Set to represent a "0." The generator 13 is started and 
FIG. 2.  The plot of the input number is equal to 512, Or it generates a train of nineteen pulses. The first pulse 
2n where n is 9, lies on the straight line. The correspond- shifts the most significant bit out of register 11 and ap- 
ing output is 96, or ( n - 3 )  16. Another plot does not plies it to stage 15 of register 14. If this bit is a "fJ" 
lie on the straight line until the input is equal to 1024, 45 nothing is applied to stage 15 of register 14; however, 
o r  2ntl .  The corresponding output is 112, or ( n - 2 )  16. if the bit is a "1" a pulse will be applied to stage 15 of 
F O ~  input numbers plotted on FIG. 2; that is, input num- register 14. The f i ~ s t  pulse from generator 13 will also 
hers between 512 and 1024, there is a change in the out- be applied to gates 23 and 25 and will be passed through 
put number for every change of 32 of the input number. only gate 23 becapse of the state of flip-flop 24. 
Referring to FIG. 3, the input number which is s u p  50 After the first bit "1" from register 11 is shifted into 
plied to the converter is applied to input 12 and is stored stage 15 of register 14 by a shifting pulse from gate 23, 
in the nineteen bit shift register 11, with the most signifi- this first bit "1" is shifted into the next higher stages of 
cant digit stored in the last stage to the right of the register. register 14 by subsequent shifting pulses. Four shifting 
The converter will handle a maximum of 19 digits. If pulses after the first bit "1" has been shifted into stage 
the input number has less than 19 digits, zeros are regis- 55 15 this first bit "1" has propagated completely through 
tered as the most significant digits to make it a 19 digit register 14 and out of it into flip-flop 24. During this 
number. time the second, third, fourth, and fifth bits following 
A source of 19 pulses is applied to register 11, to shift- the first bit "1" are shifted into stages 18, 17, 16 and 
ing pulse gate 23, and to counter gate 25 by the pulse train 15 respectively of register 14. 
generator 13. Each time a pulse is applied to register 60 The first bit "1" shifted into flip-flop 24 changes the 
11, the most significant digit is shifted out of register 11 state of the flip-flop, from its first state to its second state, 
and applied to a four bit shift register 14. Shift register which blocks gate 23 and unblocks gate 25. This action 
14 has four stages 15, 16, 17, and 18. Each stage gen- is fast enough to cause gate 25 to pass the pulse which 
erates a signal which represents the digit stored in it. shifted the first bit "1" out of register 14. Therefore, 
Shift registers that generate a signal for each of its stages 65 the total number of digits less four of the number stored 
are well known in the computer art. The signals from in register 11 are counted by the counter 26. The four 
these four stages are the four least significant bits of the digits not counted are the four present during the tran- 
eight bit parallel output. sit of the most significant bit "1" through the regis- 
If the most significant digit shifted out of register 11 is ter 14. The output number then appears as an eight bit 
a "I," a pulse is applied to stage 15 of register 14; if the 70 parallel output, with the least significant digits stored 
most significant digit shifted out of register 11 is a "0," no in stages 15, 16, 17 and 18 and with the most significant - - ' 
pulse is applied to stage 15 of register 14. If pulses from digits represented by the digits of the count in counter 
register 11 and shifting pulse gate 23 are simultaneously 26. To convert a new number flip-flop 24 and all stages 
applied to register 14, a "1" digit is shifted into stage 15 of register 14 and counter 26 are reset to represent a 
of register 14. Each time a pulse from generator 13 75 "0." The reset circuitry is not shown; however, circuitry 
3,194,951 
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used for resetting flip-flops, registers, and counter is wcll and fifth most signific:~nt digits of the input number inlo 
known in the comp~~ter  art. baid shift register, the output signals generaled by each of 
Obviously numerous modifications and vari;itions of the four st:lgcs of said shift register representing the le'1st 
the present invention are possible in the light of the above significant digits of the output number; a four stage binary 
teachings. For example, other similar schemes can be 5 counter with a signal output for each of its four stages; 
used to obtain either different accuracies or different and means for applying a number of pulses from said sec- 
ranges. The larger the shift register 14, the more close- ond train of pulses equal to the number of significant digits 
ly the actual value of the input number is known. The less four of the nineteen or less input binary number to the 
larger the counter, the greater the range of input num- counter to be counted, the output signals generated by the 
ber that can be converted. It is thercfore to be under- 10 stages of the counter representing the most significant 
stood that within the scope of the appended claims the digits of the output number. 
invention may be practiced otherwise than as specifical- 4. A converter for comprssing a train of pulses repre- 
ly described herein. senting the digits of a nineteen or less binary input num- 
What is claimed is: ber into signals representing the digits of an eight digit 
1. A converter for compressing a nineteen or less digit 15 binary number which is approximately equal to the loga- 
binary number into an eight digit binary number which rithm of the input number comprising: a four stage shift 
is approximately equal to the logarithm of the nineteen register with a signal output for each of its four stages; 
or less digit binary number where the nineteen or less means connecting the train of pulses to said shift register; 
digit binary number is represented by pulses containing means for connecting a second train of pulses to said shift 
nineteen bits of information and by a group of nineteen 20 register for shifting the pulse train representing the digits 
clock pulses synchronized with the nineteen bits of in- of the input number into and through said shift register; 
formation, said converter comprising: a four stage shift a four stage binary counter with a signal output for each 
register with a signal output for each of its four stages; of its four stages; and means responsive to the first signifi- 
means connecting the pulses containing the nineteen bits cant digit shifted out of the said shift register for disabling 
of information to said shift register; a four stage binary 25 the second mentioned means and for connecting a num- 
counter with a signal output for each of its four stages; ber of pulses from said second train of pulses equal to the 
shifting pulse gate means connected to apply the group number less four of the significant digits of the input mum- 
of nineteen clock pulses to said shift register to shift the ber to the said counter to be counted, whereby the counter 
pulses containing nineteen bits of information into and generates output signals representing the most significant 
through the shift register when the shifting pulse gate 30 digits of the output number and the shift register generates 
means is unblocked; counter gate means connected to output signals representing the least significant digits of 
apply the source of nineteen pulses to said four stage the output number. 
binary counter to be counted when the counter gate 5. A converter for compressing a many digit binary 
means is unblocked; and control means connected be- number to a fewer digit binary number which is related 
tween said shift register and said shifting pulse gate means 35 to a nonlinear function of the many digit binary number 
and counter gate means for unblocking said shifting pulse comprising: a storage means for storing the many digit 
gate means and blocking said counter gate means before binary number; a shift register connected to the output 
the most significant bit is received from said shift regis- of said storage means; a source of a group of clock pulses; 
ter and for blocking said shifting pulse gate means and means for applying the group of clock pulses to said sto, 
unblocking said counter gate means when the most sig- 40 age means for serially applying the many digit binary 
nificant bit is received f -om said shift register. number to said'shift register; means for applying the 
2. A converter for compressing an input binary num- group of clock pulses to said shift register to shift the 
ber into an output binary number which is approximate- many digit binary number applied to said shift register 
ly equal to the logarithm of the input binary number into and through said shift register; a binary counter; and 
where the input binary number is represented by pulses q j  means responsive to the first significant digit shifted out of 
containing bits of information and by a group of pulses said shift register for disabling said means for applying 
synchronized with said bits of information, said con- the group of clock pulses to said shift register, and for 
verter comprising: a shift register with a signal output applying the remainder of the clock pulses in said group 
for each of its stages; means connecting the pulses con- of clock pulses to said counter to be counted, whereby the 
taining bits of information to said shift register; a binary 50 digits appearing in the counter are the most significant 
counter with a signal output for each of its stages; shift- digits of said fewer digit binary number and the digits 
ing pulse gate means connected to apply the group of appearing in the shift register are the least significant digits 
synchronizing pulses to said shift register to shift the of the fewer digit binary number. 
bits of information into and through the shift register 6. A converter for compressing a nineteen or less digit 
when the shifting pulse gate means is unblocked; counter 55 binary number into an eight digit binary number which 
gate means connected to apply the synchronizing pulses is approximately equal to the logarithm of the said nine- 
to  said binary counter to be counted when the counter teen or less digit binary number comprising: a storage 
gate means is unblocked; and control means connected means for storing the nineteen or less binary number; a 
between said shift register and said shifting pulse gate four bit shift register connected to the output of said stor- 
means and counter gate means for unblocking said 60 age means; a source of a group of nineteen clock pulses; 
shifting pulse gate means and blocking said counter gate means for applying the group of clock pulses to said 
means before the most significant bit is received from storage means for serially applying the many digit number 
said shift register, and for blocking said shifting pulse to said shift register; means for applying the group of 
gate means and unblocking said counter gate means clock pulses to said shift register to shift the many digit 
when the most significant bit is received from said shift 65 binary number applied to said shift register into and 
register. through said shift register; a four stage binary counter; and 
3. A converter for compressing a train of p~llses rep- means responsive to the first significant digit shifted out 
resenting a nineteen or less digit binary input number of said shift register for disabling said means for applying 
into signals representing an eight digit binary output num- said clock pulses to said shift register and for applying 
ber which is approximately equal to the logarithm of the 70 the remainder of said nineteen clock pulses to said counter 
input number comprising: a fourth stage shift register with to be counted, whereby the digits appearing in the counter 
a signal output for each of its four stages; means connect- are the most significant digits of the eight digit output 
ing the train of pulses to said shift register; a source of n number and the digits appearing in the shift register are 
second train of pulses connected to said shift register for the least significant digits of the eight digit output number. 
shifting the pulses representing the second, third, fourth, 75 7. A converter for compressing signals representing an 
3,194,951 
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input binary number into signals representing an output other than the first most significant digit of the input num- 
binary number which is approximately equal to the loga- ber and for generating output signals therefor, these out- 
r i t h  of the input number comprising: means for de- put signals representing the least significant digits of the 
tecting the signals representing the second, third, fourth, output number; and means for counting all less a prede- 
and fifth most significant digits of the input number and 5 termined number of the significant digits of the input num- 
for generating output signals therefor which represent ber and for generating output signals therefor, these out- 
the least significant digits of the output binary number; put signals representing the most significant digits of the 
and means for counting the number of digits less four of output number. 
the input binary number and for generating output signals 
therefor which represent the most significant digits of the 10 References Cited by the Examiner 
output binary number. UNITED STATES PATENTS 
8. A converter for compressing signals representing an 
input number into signals representing an output number 3,030,614 4/62 Lehan et al. ---------- 340-347 
which is related to a nonlinear function of the input num- 3,052,880 9/62 Young et al. 340-347 
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